# Computer Architecture I: Digital Design Dr. Robert D.

Computer Architecture I: Digital Design Dr. Robert D. Kent Logic Design Decoders and Multiplexers Review We have begun to study logic design in the contexts of Medium Scale Integration (MSI) of gate devices and programmable logic devices (PLD). We have studied the design of a number of specific, practical functional circuits, expressed in terms of Boolean expressions and their equivalent logic gates (SSI: Small Scale Integration) with a view to re-using those circuits as components in MSI design. 1-bit Half-Adder Multi-bit Ripple Adder Decade Adder 1-bit Full-Adder Subtractor Comparator Goals We continue our study of simple, but functional Combinational circuits, namely Decoders/Encoders, Multiplexers, and PLD/PLA circuits: we continue constructing a small library of useful components through study of the solution process using Boolean algebra and Boolean calculus (simplification, etc.) we better understand the meaning of SSI design we seek to identify these components for their re-use potential through our study we will better understand how MSI increases the level of abstraction in solving problems - SSI design is relatively concrete. Circuit # 9 : Decoders Circuit # 9 : Decoders Decoders are most often used to transform one type of coding to another. Change data representations Design of address bus networks (specify an address to obtain data)

Circuit # 9 : Decoders Decoders are most often used to transform one type of coding to another. Change data representations Design of address bus networks A decoder is a multi-input, multi-output logic network. Circuit # 9 : Decoders Decoders are most often used to transform one type of coding to another. Change data representations Design of address bus networks A decoder is a multi-input, multi-output logic network. Typically with N inputs and 2N outputs. N-to-2N 0 DEC 0 1 1 2 2 . . . . . . N N-1 2 -1 Circuit # 9 : Decoders Decoders are most often used to transform one type of coding to another. Change data representations Design of address bus networks A decoder is a multi-input, multi-output logic network. Typically with N inputs and 2N outputs.

Other types of N-to-M decoders are also used, where M < 2N. N-to-2N 0 DEC 0 1 1 2 2 . . . . . . N N-1 2 -1 Circuit # 9a : Simple Decoder The simplest decoder has N inputs and 2N outputs. The set of all N inputs is interpreted as an unsigned binary number that, in turn, selects a particular output line to output a value 1 with all other output lines having value 0. Circuit # 9a : Simple Decoder The simplest decoder has N inputs and 2N outputs. The set of all N inputs is interpreted as an unsigned binary number that, in turn, selects a particular output line to output a value 1 with all other output lines having value 0. Example: a 2-line input to 4-line output decoder Circuit # 9a : Simple Decoder The simplest decoder has N inputs and 2N outputs. The set of all N inputs is interpreted as an unsigned binary number that, in turn, selects a particular output line to output a value 1 with all other output lines having value 0. Example: a 2-line input to 4-line output decoder

Truth table: Label the outputs DK, noting that the subscript value, K, is just the (unsigned) binary value Kradix-2 = [x1 x0]. Only one output line = 1 at a time. x1 0 0 1 1 x0 0 1 0 1 D0 1 0 0 0 D1 0 1 0 0 D2 0 0 1 0 D3 0 0 0 1 Circuit # 9a : Simple Decoder The simplest decoder has N inputs and 2N outputs. The set of all N inputs is interpreted as an unsigned binary number that,

in turn, selects a particular output line to output a value 1 with all other output lines having value 0. Example: a 2-line input to 4-line output decoder Truth table: Label the outputs DK, noting that the subscript value, K, is just the (unsigned) binary value Kradix-2 = [x1 x0]. Only one output line = 1 at a time. x1 0 0 1 1 x0 0 1 0 1 D0 1 0 0 0 D1 0 1 0 0 D2 0 0 1 0 D3 0 0 0

1 D0 D1 D2 D3 = = = = x1 x1 x1 x1 x0 x0 x0 x0 Circuit # 9a : Simple Decoder The simplest decoder has N inputs and 2 N outputs. The set of all N inputs is interpreted as an unsigned binary number that, in turn, selects a particular output line to output a value 1 with all other output lines having value 0. Example: a 2-line input to 4-line output decoder D0 = x1 x0 D1 = x1 x0 D2 = x1 x0 D3 = x1 x0 2-to-4 DEC D0

X0 X1 D1 D2 D3 Circuit # 9a : Simple Decoder The simplest decoder has N inputs and 2 N outputs. Note: Buffer-Inverter The set of all N inputs is interpreted as an unsigned binary number that, in turn, selects a particular output line to output a value 1 with all other output lines having value 0. Example: a 2-line input to 4-line output decoder = D0 = x1 x0 D1 = x1 x0 D2 = x1 x0 D3 = x1 x0 2-to-4 DEC D0 X0 X1 D1 D2 D3 Circuit # 9b : Simple Decoder The simplest decoder has N inputs and 2N outputs.

The set of all N inputs is interpreted as an unsigned binary number that, in turn, selects a particular output line to output a value 1 with all other output lines having value 0. We consider the example of a 3-input, 8-output decoder. Circuit # 9b : Simple Decoder The simplest decoder has N inputs and 2N outputs. The set of all N inputs is interpreted as an unsigned binary number that, in turn, selects a particular output line to output a value 1 with all other output lines having value 0. We consider the example of a 3-input, 8-output decoder. x2 0 0 0 0 1 1 1 1 x1 x0 0 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 z0 1 0 0 0 0 0 0

0 z1 0 1 0 0 0 0 0 0 z2 0 0 1 0 0 0 0 0 z3 0 0 0 1 0 0 0 0 z4 z5 0 0 0 0 0 0 0 0

1 0 0 1 0 0 0 0 z6 z7 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 Circuit # 9b : Simple Decoder The simplest decoder has N inputs andthat 2N outputs. Note each output, ZJ, is characterized by a single 1-value binary that number The set of all N inputs is interpreted as an unsigned can be immediately that, in turn, selects a particular output

line to output represented as aavalue 1 with all other output lines having value 0. single minterm. We consider the example of a 3-input, 8-output decoder. x2 0 0 0 0 1 1 1 1 x1 x0 0 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 z0 1 0 0 0 0 0 0 0 z1 0 1 0 0

0 0 0 0 z2 0 0 1 0 0 0 0 0 z3 0 0 0 1 0 0 0 0 z4 z5 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0

0 z6 z7 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 Circuit # 9b : Simple Decoder The simplest decoder has N inputs and 2N outputs. 3-to-8 DEC 0 Z0 = X2 X1 X0 The set of all N inputs is interpreted as an unsigned binary number X0 1 = X2 X1 X0 0 line to1outputZa that, in turn, selects a particular output value 1 with all other output lines having value 0. 2 Z = X X X 2 1

3 2 1 0 Z3 = X2 X1 X0 We consider the example of a 3-input, 8-output decoder. X1 4 x2 0 0 0 0 1 1 1 1 x1 x0 0 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 z0 1 0 0 0 0

0 0 0 z1 0 1 0 0 0 0 0 0 z2 0 0 1 0 0 0 0 0 z3 X 2 0 0 0 1 0 0 0 0 z4 z5 2 z6 z75 0 0 0 0 6 0

0 0 0 0 0 0 70 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 Z4 = X2 X1 X0 Z5 = X2 X1 X0 Z6 = X2 X1 X0 Z7 = X2 X1 X0 Circuit # 9b : Simple Decoder The simplest decoder has N inputs and 2N outputs. 3-to-8 DEC 0 Z0 = X2 X1 X0 The set of all N inputs is interpreted as an unsigned binary number

X0 1 = X2 X1 X0 0 line to1outputZa that, in turn, selects a particular output value 1 with all other output lines having value 0. 2 Z = X X X 2 1 3 2 1 0 Z3 = X2 X1 X0 We consider the example of a 3-input, 8-output decoder. X1 4 x2 0 0 0 0 1 1 1 1 x1 x0 0 0 0 1

1 0 1 1 0 0 0 1 1 0 1 1 z0 1 0 0 0 0 0 0 0 z1 0 1 0 0 0 0 0 0 z2 0 0 1 0 0 0 0 0 z3 X 2 0 0 0

1 0 0 0 0 z4 z5 2 z6 z75 0 0 0 0 6 0 0 0 0 0 0 0 70 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1

Z4 = X2 X1 X0 Z5 = X2 X1 X0 Z6 = X2 X1 X0 Z7 = X2 X1 X0 minterms Circuit # 9b : Simple Decoder The decoder that we have developed is called a minterm generator decoder. Circuit # 9b : Simple Decoder The decoder that we have developed is called a minterm generator decoder. This type of MSI circuit is particularly valuable for constructing other types of circuits, based on the use of minterm expressions: Circuit # 9b : Simple Decoder The decoder that we have developed is called a minterm generator decoder. This type of MSI circuit is particularly valuable for constructing other types of circuits, based on the use of minterm expressions: Example: Consider two functions F(X2 X1 X0) = Sum m(1,2,4,5) G(X2 X1 X0) = Sum m(1,5,7) Circuit # 9b : Simple Decoder The decoder that we have developed is called a minterm generator decoder. This type of MSI circuit is particularly valuable for constructing other types of circuits, based on the use of minterm expressions: Example: Consider two functions F( X2 X1 X0) = Sum m(1,2,4,5) G(X2 X1 X0) = Sum m(1,5,7) These can be constructed immediately using the decoder and or gates. Circuit # 9b : Simple Decoder The decoder that we have developed is called a minterm generator decoder. This type of MSI circuit is particularly valuable for constructing other types of circuits, based on the use of minterm expressions: Example: Consider two functions F( X2 X1 X0) = Sum m(1,2,4,5) G(X2 X1 X0) = Sum m(1,5,7) These can be constructed immediately using the decoder and or gates.

3-to-8 DEC 0 X0 0 1 F 2 X1 1 3 4 X2 2 5 6 7 G Circuit # 9c : Simple Decoder We note that various functions can be transformed from one form to another. Circuit # 9c : Simple Decoder We note that various functions can be transformed from one form to another. For example: H(X2 X1 X0) = Sum m(0,3,6,7) Circuit # 9c : Simple Decoder We note that various functions can be transformed from one form to another.

For example: H(X2 X1 X0) = S m(0,3,6,7) = S m(0,3,6,7) double complement Circuit # 9c : Simple Decoder We note that various functions can be transformed from one form to another. For example: H(X2 X1 X0) = S m(0,3,6,7) = S m(0,3,6,7) double complement = S m(1,2,4,5) complement canonical minterm Circuit # 9c : Simple Decoder We note that various functions can be transformed from one form to another. For example: H(X2 X1 X0) = S m(0,3,6,7) = S m(0,3,6,7) double complement = S m(1,2,4,5) = F(X2 X1 X0) complement canonical minterm Circuit # 9c : Simple Decoder We note that various functions can be transformed from one form to another. For example: 3-to-8 DEC 0 0 1 H(X2 X1 X0) = S m(0,3,6,7) = Xm(0,3,6,7) double complementH 0 = S m(1,2,4,5) 2

complement canonical minterm 1 3 X1 4 = F(X2 X1 X0) X2 2 5 6 7 G Circuit # 9c : Simple Decoder We note that various functions to another. For example: Note the inverter on the can be transformed from one output H, equivalent to using a nor gate. form 3-to-8 DEC 0

0 1 H(X2 X1 X0) = S m(0,3,6,7) = Xm(0,3,6,7) double complementH 0 = S m(1,2,4,5) 2 complement canonical minterm 1 3 X1 4 = F(X2 X1 X0) X2 2 5 6 7 G Circuit # 9d : Decoders with Enable Input Normally, decoders have one or more additional input lines referred to as enable inputs. These line values determine whether the circuit is operational or not. Circuit # 9d : Decoders with Enable Input Normally, decoders have one or more additional input lines referred to as enable inputs. These line values determine whether the circuit is operational or not.

Example: a 2-to-4 decoder with enable input Truth table: Outputs DK can only have value 1 if enabled, E = 1. E 0 x1 x0 - - 1 1 1 1 0 0 1 1 0 1 0 1 D0 0 D1 0 D2 0 D3 0 1 0 0 0 0

1 0 0 0 0 1 0 0 0 0 1 Note: x1 x0 dont matter Circuit # 9d : Decoders with Enable Input Normally, decoders have one or more additional input lines referred to as enable inputs. These line values determine whether the circuit is operational or not. Example: a 2-to-4 decoder with enable input Truth table: Outputs DK can only have value 1 if enabled, E = 1. E 0 x1 x0 - - 1 1 1 1 0 0 1 1 0 1

0 1 D0 0 D1 0 D2 0 D3 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 Note: x1 x0 dont matter D0 D1 D2 D3

= = = = E E E E x1 x1 x1 x1 x0 x0 x0 x0 Circuit # 9d : Decoders with Enable Input Example: a 2-to-4 decoder with enable input D0 = E x1 x0 2-to-4 DEC D1 = E x1 x0 D2 = E x1 x0 D3 = E x1 x0 D0 X0 D1 X1

E D2 On(1) Off(0) D3 Circuit # 9d : Decoders with Enable Input Example: a 2-to-4 decoder with enable input D0 = E x1 x0 2-to-4 DEC D1 = E x1 x0 D2 = E x1 x0 D3 = E x1 x0 X0 X1 E D0 2-to-4 DEC D0 D1 D2 D3 X0 D1

X1 E D2 On(1) Off(0) D3 Circuit # 9e : Decoder as LED Controller We now consider using a decoder to control the output of a set of light emitting diodes (LEDs) that display a decimal digit. LED digit Circuit # 9e : Decoder as LED Controller We now consider using a decoder to control the output of a set of light emitting diodes (LEDs) that display a decimal digit. We use a 4-to-7 decoder with enable input (E = 1 ON, E = 0 OFF) LED digit 0 1 2 3 4 6 5 Circuit # 9e : Decoder as LED Controller We now consider using a decoder to control the output of a set of light emitting diodes (LEDs) that display a decimal digit.

We use a 4-to-7 decoder with enable input (E = 1 ON, E = 0 OFF) E 0 x3 x2 x1 x0 - - - z0 0 z1 0 z2 0 z3 z4 z5 z6 0 0 0 0 LED digit 0 1 2 3 4 6 5 Circuit # 9e : Decoder as LED Controller We now consider using a decoder to control the output of a set of light emitting diodes (LEDs) that display a decimal digit. We use a 4-to-7 decoder with enable input

(E = 1 ON, E = 0 OFF) E 0 1 x3 x2 x1 x0 - - 0 0 0 0 z0 0 1 z1 0 1 z2 0 1 z3 z4 z5 z6 0 0 0 0 0 1 1 1 LED digit 0 1 2 3 4

6 5 Circuit # 9e : Decoder as LED Controller We now consider using a decoder to control the output of a set of light emitting diodes (LEDs) that display a decimal digit. We use a 4-to-7 decoder with enable input (E = 1 ON, E = 0 OFF) E 0 1 1 1 1 x3 x2 x1 x0 - - 0 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 z0 0 1 0 1 1 z1 0 1 0 0 0 z2

0 1 1 1 1 z3 z4 z5 z6 0 0 0 0 0 1 1 1 0 0 1 0 1 1 0 1 1 0 1 1 LED digit 0 1 2 3 4 6 5

Circuit # 9e : Decoder as LED Controller We now consider using a decoder to control the output of a set of light emitting diodes (LEDs) that display a decimal digit. We use a 4-to-7 decoder with enable input (E = 1 ON, E = 0 OFF) E 0 1 1 1 1 1 1 x3 x2 x1 x0 - - 0 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 z0 0 1 0 1 1 0 1 z1 0 1

0 0 0 1 1 z2 0 1 1 1 1 1 0 z3 z4 z5 z6 0 0 0 0 0 1 1 1 0 0 1 0 1 1 0 1 1 0 1 1 1 0 1 0

1 0 1 1 LED digit 0 1 2 3 4 6 5 Circuit # 9e : Decoder as LED Controller We now consider using a decoder to control the output of a set of light emitting diodes (LEDs) that display a decimal digit. We use a 4-to-7 decoder with enable input (E = 1 ON, E = 0 OFF) E 0 1 1 1 1 1 1 1 1 1 x3 x2 x1 x0 - - 0 0 0 0 0 0 0 1 0

0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 0 0 0 z0 0 1 0 1 1 0 1 0 1 1 z1 0 1 0 0 0 1 1 1 0 1 z2 0 1

1 1 1 1 0 0 1 1 z3 0 0 0 1 1 1 1 1 0 1 z4 z5 z6 0 0 0 1 1 1 0 1 0 1 0 1 0 1 1 0 1 0

0 1 1 1 1 1 0 1 0 1 1 1 LED digit 0 1 2 3 4 6 5 Circuit # 9e : Decoder as LED Controller We now consider using a decoder to control the output of a set of light emitting diodes (LEDs) that display a decimal digit. We use a 4-to-7 decoder with enable input (E = 1 ON, E = 0 OFF) E 0 1 1 1 1 1 1 1 1

1 1 x3 x2 x1 x0 - - 0 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 0 0 0 1 0 0 1 z0 0 1 0 1 1 0 1 0 1 1 1 z1 0 1

0 0 0 1 1 1 0 1 1 z2 0 1 1 1 1 1 0 0 1 1 1 z3 z4 z5 z6 0 0 0 0 0 1 1 1 0 0 1 0 1 1 0 1

1 0 1 1 1 0 1 0 1 0 1 1 1 1 1 1 0 0 1 0 1 1 1 1 1 0 1 0 LED digit 0 1 2 3 4 6 5

Circuit # 9e : Decoder as LED Controller We obtain the canonical minterm expressions: E 0 1 1 1 1 1 1 1 1 1 1 x3 x2 x1 x0 - - 0 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 0 0 0 1 0 0 1 z0 0 1

0 1 1 0 1 0 1 1 1 z1 0 1 0 0 0 1 1 1 0 1 1 z2 0 1 1 1 1 1 0 0 1 1 1 z3 z4 z5 z6 0 0 0

0 0 1 1 1 0 0 1 0 1 1 0 1 1 0 1 1 1 0 1 0 1 0 1 1 1 1 1 1 0 0 1 0 1 1 1 1 1 0 1 0

Circuit # 9e : Decoder as LED Controller We obtain the canonical minterm expressions: E Z00 1 Z11 1 Z12 Z13 1 Z14 1 Z15 1 Z6 x3 x2 x1 x0 z0 z1 z2 z3 z4 z5 z6 - =- S -m(0,2,3,5,7,8,9) 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 1 1 1 0 =0 S 0m(0,4,5,6,8,9)

1 0 0 1 0 0 1 0 0 0 1 0 1 0 1 1 1 0 1 0 =0 S 1m(0,1,2,3,4,7,8,9) 1 1 0 1 1 0 1 1 0 =1 S 0m(2,3,4,5,6,8,9) 0 0 1 1 1 0 1 0 0 1 0 1 1 1 0 1

0 1 1 0 =1 S 1m(0,2,6,8) 0 0 1 0 1 1 1 1 0 1 1 1 1 0 1 0 0 1 0 1 =0 S 0m(0,1,2,4,5,6,7,8,9) 0 1 1 1 1 1 1 1 1 0 0 1 1 1 1 1 0 1 0 = S m(0,2,3,5,6,8)

Circuit # 9e : Decoder as LED Controller And simplify, if possible (e.g. using complementation): E Z00 1 Z11 1 Z12 Z13 1 Z14 1 Z15 1 Z6 x3 x2 - =0 0 0Z0=0 0Z 0 0 1 =0 0Z2=1 0 1 0Z3=1 0 1 Z4= 1 0 1Z 0 x1 x0 z0 z1 z2 z3 z4 z5 z6 0

0 0 0 0 0 0 S -m(0,2,3,5,7,8,9) 0 0 1 1 1 0 1 1 1 S1 m(1,4,6) 0= m(0,4,5,6,8,9) 0 0 1 0 0 1 0 1= S0 m(1,2,3,7) 1 0 1 1 1 0 1 1m(0,1,2,3,4,7,8,9) 1 1 0 1 1 0 1

1 0 1 1 1 0 1 0 S0 m(5,6) 0= m(2,3,4,5,6,8,9) 0 1 1 1 0 1 0 1 1 S0 m(0,1,7) 0 1 0 1 1 1 1 1= m(0,2,6,8) 1 1 1 0 1 0 0 1 0 = S m(1,3,4,5,7,9) 0m(0,1,2,4,5,6,7,8,9)

0 1 1 1 1 1 1 1 0= S1 m(3)1 1 1 1 0 1 0 = m(0,2,3,5,6,8) Z6 = S m(1,4,7,9) 5 Circuit # 9e : Decoder as LED Controller Z0 = S m(1,4,6) Z1 = S m(1,2,3,7) Z2 = S m(5,6) Z3 = S m(0,1,7) X0 Z4

= S m(1,3,4,5,7,9) X1 1 2 Z5 = S m(3)X2 3 Z6 3 = S m(1,4,7,9) X3 4-to-10 DEC 0 0 2 1 4 5 E 6 7 8 9 Z0 Z1 0

Z2 1 Z3 3 Z4 Z5 Z6 4 6 2 5 Circuit # 10 : Encoders Circuit # 10 : Encoders Encoders are essentially the inverse of decoders. Typical encoders are represented as 2N input lines to N output lines. In general, encoders are N-to-M decoders, where N > M. 2N-to-N 0 ENC 0 1 1 2 2 . . . . . . N 2 -1 N-1

N-to-2N 0 DEC 0 1 1 2 2 . . . . . . N N-1 2 -1 Circuit # 11 : Multiplexers Circuit # 11 : Multiplexers Multiplexers are used in many places within computers. One important use is in designing and constructing data buses. I0 4-to-1 MUX I1 F I2 I3 E S1 S0 Circuit # 11 : Multiplexers Multiplexers are used in many places within computers. One important use is in designing and constructing data buses. For this reason they are also called data selectors. I0

4-to-1 MUX I1 F I2 I3 E S1 S0 Circuit # 11 : Multiplexers Multiplexers are used in many places within computers. One important use is in designing and constructing data buses. For this reason they are also called data selectors. Assuming that data exists in 2N locations, I0, I1, etc., the objective of the circuit is to obtain a copy of the data value, IK, at the output, F. I0 4-to-1 MUX I1 F I2 I3 E S1 S0 Circuit # 11 : Multiplexers Multiplexers are used in many places within computers. One important use is in designing and constructing data buses. For this reason they are also called data selectors. Assuming that data exists in 2N locations, I0, I1, etc., the objective of the circuit

is to obtain a copy of the data value, I K, at the output, F. The data value, IK, is selected using the selector inputs, SJ, similar to the operation of the decoder. I0 4-to-1 MUX I1 F I2 I3 E S1 S0 Circuit # 11 : Multiplexers Multiplexers are used in many places within computers. One important use is in designing and constructing data buses. For this reason they are also called data selectors. Assuming that data exists in 2N locations, I0, I1, etc., the objective of the circuit is to obtain a copy of the data value, IK, at the output, F. The data value, IK, is selected using the selector inputs, SJ, similar to the operation of the decoder. I0 4-to-1 MUX I1 F

I2 I3 E S1 S0 The multiplexer, or MUX, may be enabled/disabled. Circuit # 11 : Multiplexers The details of the circuit are easily derived and laid out in the form: I0 I1 I0 F I2 4-to-1 MUX I1 F I2 I3 I3 E E S1 S0 S1 S0 Circuit # 11 : Multiplexers

The details of the circuit are easily derived and laid out in the form: Disabled MUX I0 I1 I0 0 I2 4-to-1 MUX I1 F I2 I3 I3 0 E S1 S0 S1 S0 Circuit # 11 : Multiplexers The details of the circuit are easily derived and laid out in the form: Enabled MUX I0 I1

I0 I2 I2 4-to-1 MUX I1 F I2 I3 I3 1 E 1 0 S1 S0 Circuit # 11 : Multiplexers Example. Consider a data bus intended to fetch 4-bits from a specified address. Circuit # 11 : Multiplexers Example. Consider a data bus intended to fetch 4-bits from a specified address. Address RAM Contents

00 B3 B2 B1 B0 01 B3 B2 B1 B0 10 B3 B2 B1 B0 11 B3 B2 B1 B0 Circuit # 11 : Multiplexers Example. Consider a data bus intended to fetch 4-bits from a specified address. Address 00 01 RAM Contents B3 B2 B1 B0 B3 B2 B1 B0 10 B3 B2 B1 B0 11 B3 B2 B1 B0 Each memory unit contains 4 bits. Each bit has an

input/output line. Note the important fact that each memory unit has a separate and unique address. Circuit # 11 : Multiplexers Example. Consider a data bus intended to fetch 4-bits from a specified address. Address RAM Contents 00 B3 B2 B1 B0 01 B3 B2 B1 B0 10 B3 B2 B1 B0 11 B3 B2 B1 B0 It is required to copy (obtain) the 4-bits of a specified address to a different output location that can hold 4bits. We use multiplexers to achieve this goal.

Circuit # 11 : Multiplexers Example. Consider a data bus intended to fetch 4-bits from a specified address. Address 00 RAM Contents B3 B2 B1 B0 01 B3 B2 B1 B0 10 B3 B2 B1 B0 4x1 MUX Means enable is ON. F0 First, connect an Nx1 MUX to F1 each of the N bits labeled bit-0, or B0. Then, add L more such MUX connections to form a complete bus. F F2

11 B3 B2 B1 B0 3 S1 S0 Circuit # 11 : Multiplexers Example. Consider a data bus intended to fetch 4-bits from a specified address. Address 00 RAM Contents B3 B2 B1 B0 4x1 MUX 01 B3 B2 B1 B0 4x1 MUX 10 B3 B2 B1 B0 4x1 MUX 11 B3 B2 B1 B0 4x1 MUX

S1 S0 Means enable is ON. F0 F1 F2 F3 The full circuit shows how a data bus architect ure may be defined. Circuit # 11 : Multiplexers Example. Consider a data bus intended to fetch 4-bits from a specified address. Address RAM Contents 00 B3 B2 B1 B0 4x1 MUX 01 B3 B2 B1 B0

4x1 MUX 10 B3 B2 B1 B0 4x1 MUX 11 B3 B2 B1 B0 4x1 MUX Address selection 0 1 Means enable is ON. F0 = B0 F1 = B1 The highlighte d lines show how F2 = B2 data selection is achieved. F3 = B3 Circuit # 11 : Multiplexers There are numerous applications of multiplexers in logic design. Review the examples discussed in the textbook Section 5.6.1 pages 266-276.

Summary - Part II We continue to study logic design in the contexts of Small Scale Integration (SSI) and Medium Scale Integration (MSI) of gate devices. We have studied the design of a number of specific, practical functional circuits with a view to re-using those circuits as components in MSI design. Adders Subtractors Comparator We note the differing design approaches, or emphases, effected by differential layering of abstraction. (The same design issue arises in the context of software engineering as well.) SSI: Boolean algebra / Simplification / Logic gates MSI: Interconnection networks / Iterative re-use / Components

## Recently Viewed Presentations

• French Immersion (FI) Program ... and. get help with school work, a place to stop in for a while to de-stress, as well as to get assistance from caring adults. Open all day, for everyone. Let room 116 be your...
• Multiple scans of database: Needs (n +1 ) scans, n is the length of the longest pattern ECLAT: Another Method for Frequent Itemset Generation ECLAT: for each item, store a list of transaction ids (tids); vertical data layout ECLAT: Another...
• HUMAN RIGHTS. Human rights are rights inherent to all human beings, whatever our nationality, place of residence, sex, national or ethnic origin, colour, religion, language or any other status. We are all equally entitled to our human rights without discrimination....
• Mathematical terms were modelled with open questioning from the NAPLAN test. ... explanation of the addition test was then given and children were given the role of the teacher to find the incorrect answers. We looked at answering the first...
• When Standardised Scores are high enough, they can be converted to a Zone of Proximal Development (ZPD) number range. KS1 & Year 3 pupils can use this ZPD number range to select other books to develop their reading, as well...
• * What is the title of this map? 2. What 2 Historical Circumstances led the humans to first migrate into the Americas? TTQA Migrated from the cold climate to the warm climate Followed the food source of animals across the...
• Describe a Supervised Agricultural Experience (SAE); Work for someone else . OR. ... Examples of RESEARCH SAE's. ... RESEARCH SAE's in our FFA Chapter. 2. Explore SAE opportunities and possibilities; Show pictures and highlight your student's SAE's here. Types of...
• South Returns to U.S. Congress. In 1865, many of the Southern states elected new government officials and sent them to Washington, D.C. They included many former Confederate leaders.